Toward an optimal foundation architecture for optoelectronic computing .1. Regularly interconnected device planes by Ozaktas, H. M.
Toward an optimal foundation
architecture for optoelectronic computing.
Part I. Regularly interconnected device planes
Haldun M. Ozaktas
By systematically examining the tree of possibilities for optoelectronic computing architectures and
offering arguments that allow one to prune suboptimal branches of this tree, I come to the conclusion that
electronic circuit planes interconnected optically according to regular connection patterns represent an
alternative that is reasonably close to the best possible, as defined by physical limitations. Thus I
propose that this foundation architecture should provide a basis for future research and development in
this area. © 1997 Optical Society of America
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A. Background
The integration of larger numbers of primitive com-
puting elements ~switches, transistors, gates, proces-
sors, etc.! to produce computers of greater processing
power requires the use of interconnections with
greater length–width ratios.1,2 ~This can be avoided
if one resorts to architectures with local connections
only, but for problems that intrinsically require a
global flow of information this merely amounts to
breaking down the necessary long-distance commu-
nication paths into a large number of short hops,
which is not necessarily optimal.3! As the length of
an interconnection is increased, the time it takes for
a signal to propagate to the other end also increases,
at least as much as is dictated by the speed of light.
Although the above limitation holds for all types of
interconnections, normally conducting electrical in-
terconnections have much more severe limitations.
The signal delay is a quadratic function of the length–
width ratio beyond a certain length–width ratio,
since the line becomes too lossy to permit pulse prop-
agation.1,2,4 The energy per transmitted bit also in-
creases with line length, even when repeaters are
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ing normally conducting interconnections, there ex-
ists an upper bound beyond which it is not possible to
further increase the bisection–bandwidth product,
which is a measure of the rate of internal information
transfer in a system.1,2
On the other hand, an increasing use of memory,
the aspiration of processing large amounts of infor-
mation such as with images and video, the attraction
of parallel computing, and purely geometrical and
physical considerations are factors that have contrib-
uted to the increasing importance of interconnec-
tions. For these and other reasons ~e.g., the
possibility of nonplanar interconnections, voltage iso-
lation, very little or no frequency-dependent cross
talk and distortion, no impedance-matching prob-
lems even with multiple taps, etc.! that have been
extensively discussed, it has been suggested that op-
tical interconnections be used for implementing the
longer connections in computing systems, especially
when an electrical line used instead would have a
high length–width ratio.
After the potential of optical interconnections for
overcoming the communications bottleneck in digital
electronic computing systems was brought to wide-
spread attention by publications such as Ref. 5, the
analysis, design, and demonstration of devices, ma-
terials, and components for optical interconnections
has become a major part of the subarea of optics
called optical computing, or optics in computing.
Because of the intrinsic overlap with respect to the
devices, architectures, and even systems employed
~such as permutation networks!, some of this re-
search has also taken place under the subarea known
as photonics in switching.
The most widespread approach has been to replace
the longer electrical interconnections with optical
ones without otherwise modifying the logical archi-
tecture. Examples are optical backplanes, fixed
free-space interconnections between circuit boards,
etc. In this spirit, optoelectronic technologies can be
used to help wire up electronic circuits designed in
the conventional way by the provision of a large num-
ber of pinouts and high-performance long-distance
connections. Although this approach definitely has
a certain promise, it is not the one that I believe will
bring the greatest rewards.
Fortunately, the need for general conceptual anal-
ysis, simulation, comparison, and optimization at the
systems level has also been well recognized and has
resulted in considerable research. I refer the reader
to a sampling of papers, special issues, and confer-
ence proceedings that partly represent or include the
work in this direction and in which further references
may be found: see, for example, Refs. 6–43.
B. Nature of the Models Employed
The abstract models used for analyzing, comparing,
and predicting the properties of a certain class of
systems must capture the essential nature of the
technology used to implement these systems. Let us
consider that, if we were dealing with simple elec-
tronic logic circuits assembled from discrete compo-
nents on a breadboard, the relevant parameters
would include component count, logic depth, etc. On
the other hand, for advanced digital integrated cir-
cuits, the relevant parameters include chip area, the
longest connection length, etc. As technology
evolves or when it is altered radically, it is necessary
to reevaluate the models employed and change or
replace them as appropriate. Electronics technology
has come a long way since the transistor was con-
ceived. Many of the technical and nonfundamental
barriers determining cost and performance have been
overcome. At the stage of digital electronics as we
know it today,44 further improvements are bringing
us closer to the ultimate cost and performance possi-
ble, as determined by fundamental physical limits.
We can expect the models appropriate to the present
state of the technology, such as those employed in
Refs. 1, 2, 45, and 46, to serve us until we actually
reach the fundamental limits. Thus, these models
can also be used to determine the ultimate cost and
performance that can be attained when these funda-
mental limits are reached. This exercise has been
carried out for systems interconnected with normally
conducting interconnections, repeated interconnec-
tions, superconducting interconnections, and optical
interconnections.1,2 The same exercise was ex-
tended to systems employing both normally conduct-
ing and optical interconnections.47
The models employed for optical interconnections
in the studies just referred to were also chosen to
reflect the final stage in the development of optical
interconnection technology, when we will be workingagainst fundamental physical limits. We are al-
ready there in some respects, but not yet so in others.
In general we are close enough that the assumptions
of our models are plausible extrapolations of present
trends and developments. The major exception is in
the area of packaging, where the level of development
is not yet pushing against fundamental limits.
However, there is no fundamental reason why we
cannot expect technical ingenuity to eliminate the
obstacles in this area as well.
The essential character of the models employed is
that they correspond to the case in which a system
has been packed as tightly as possible insofar as
physical limitations will allow. This is mostly the
case for a modern electronic integrated-circuit chip
and is more or less the case for a modern high-
performance electronic computing system. The
models we employ for electronic systems would have
been inappropriate in the age of discrete components
and also in the age of device-limited, rather than
wire-limited, integrated components. However, as
inappropriate as they were for the systems built in
the past, these models would have enabled research-
ers to predict the limits of integrated-circuit technol-
ogy 30 or 40 years ago with only minimal guesswork.
All that those researchers had to do was to examine
the fundamental physical limits involved and assume
that the technical problems would eventually be over-
come. However, meaningful predictions did not ar-
rive until the late 1970’s.48–50 Earlier researchers
did seek the fundamental limits involved, but they
seem to have failed to appreciate the growing domi-
nance of interconnections. They predicted the limits
of digital computing systems on the basis of the fun-
damental limits imposed by devices, treating inter-
connections as mere parasitics or ignoring them
altogether, whereas the opposite would have been
more appropriate.51 In other words, they failed to
identify correctly what were fundamental limitations
and what were merely technical problems to be over-
come. Their example illustrates the difficulties and
pitfalls inherent in trying to see the future. Without
discounting such difficulties, I feel that, having ob-
served the development of integrated electronic sys-
tems and witnessing the trend in optoelectronic
systems in a similar direction, we are in a position to
claim with reasonable confidence that optoelectronic
systems will also converge toward the densely inte-
grated models we employ.
It is important to underline that the models we use
are not arbitrary; they are defined by physical and
geometrical limitations that remain after technical
obstacles have been surmounted and thus represent
the natural end toward which technology should con-
verge. In the early stages of a technology, the initial
aim is to show that things can work with reasonable
efficiency and to demonstrate that there exists a path
for future progress. As more and more of the tech-
nical problems encountered are solved, performance
aims are set higher and higher, and the technology
tends to converge toward the point at which cost and
performance are limited by fundamental physical
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limitations only. This suggests the following strat-
egy for predicting the shape of things to come:
• Clearly separate technical obstacles from fun-
damental limitations.
• Assume the technical obstacles will be over-
come.
• Determine the system for which performance
and cost attain their optimal values, as constrained
by fundamental limitations.
The above argument suggests a deterministic the-
ory of technological progress with the state of the art
evolving teleologically toward the point at which it
offers the ultimate possible performance–cost curve.
However, technological progress is a more compli-
cated process than is suggested by this simple theory.
In fact, we are not at all automatically ensured of
reaching the optimal final point. The final state of
the art that we arrive at will most likely be path
dependent, representing a local rather than a global
optimum point. Various economic, corporate, and
historical factors may limit the attention span of the
research and development community, diverting de-
velopment into paths that may lead to a globally
suboptimal terminal point. After significant effort
has been invested in following such a path, it might
not be possible to back out.
Rosenberg52 has discussed at length the path de-
pendence of the telecommunications industry. There
are sufficient parallels to allow us to generalize his
results to the information-processing industry at large.
This indicates the importance of the research commu-
nity’s having a clear picture, indeed a common long-
term vision, of where it should be going so that it can
consciously avoid drifting into the wrong path. It is
one of the major purposes of this study to contribute to
the discussion and development of such a vision.
The above remarks are applicable to the progress of
a given technology. In some cases, a totally different
competing technology may eradicate the given one in
the middle of its progress, before it has even reached
its fundamental limits. It seems, however, that op-
toelectronic computing will reach maturity before
other technologies, such as atomic-scale quantum
technology, molecular–biological engineering, etc.,
become feasible.
Let us conclude this subsection with an observation
that is particularly applicable to our efforts53: Engi-
neers usually consider their work to be hard science for
which everything is quantifiable and all statements
can be expected to be precise. However, the problems
encountered in trying to predict future developments
in a technology or exploring alternative paths of devel-
opment are more similar to the problems of sociology,
economics, or similar sciences. The problems are
very complex; it is possible to deal quantitatively with
only a small fraction of the very large number of pa-
rameters, some of which are not known or cannot be
controlled or even measured. These circumstances
require different standards of rigor and different stan-
dards of what is a valid argument.
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In Refs. 47 and 54 hybrid systems employing both
optical and electrical interconnections have been an-
alyzed and optimized. In this and previous works,
the computing system as a whole was imagined to be
a single uniform integrated system. Whereas this
approach is useful for predicting the overall perfor-
mance limits and the role of optics, it is not helpful in
a constructive way for the design of systems.
This is because even moderately complicated sys-
tems cannot be designed by specification of their logic
function and then employment of a fully automated
computer-aided design tool. Rather, the design of a
computing machine takes place at several levels of
abstraction ranging from materials and device engi-
neering to system architecture to high-level software.
This system of levels of abstraction enables the de-
sign problem to be broken down into manageable
subproblems, much as in a procedural programming
language. It is first necessary to show how certain
elementary functional units ~in the abstract sense!
can be formed and then how these can form higher-
level units and so on, until we arrive at some kind of
high-level programming language that permits the
problem description to be formulated. ~For further
discussion of these issues, see Refs. 55 and 56.!
Replacing the longer wires in existing digital elec-
tronic systems with optical interconnections is not
necessarily the best way to realize an optoelectronic
computer, even if it offers a certain degree of improve-
ment. Examples of this approach might be the in-
troduction of optical backplanes or chip-to-chip
modules instead of their electrical counterparts,
while leaving the architectural conception and logical
structure of the machine intact. This approach is
appealing in that we do not have to worry about the
development of new architectural concepts. How-
ever, there is no reason why the existing concepts
should be particularly congenial to optical technol-
ogy. In fact, they have historically developed to ben-
efit from the strengths and accommodate the
weaknesses of electrical technology that are in some
senses complementary to those of optics, so that this
approach may not bring out the best of optical com-
ponents. ~VLSI architectures that try to minimize
the length and number of chip-to-chip interconnec-
tions provide a good example.!
Thus, the existence of a feasible optical intercon-
nection technology and the results of studies such as
that reported in Ref. 47 are necessary but not suffi-
cient. It is also necessary to come forward with an
arguably efficient or optimal platform encompassing
certain lower levels of abstraction on which higher-
level design can take place. In this analysis our aim
is to argue in favor of certain platforms encompassing
the physical and architectural levels on which algo-
rithm and circuit design can take place.
I first discuss what is meant by the term intercon-
nection theory and give some examples of the types of
problem it addresses. Then I discuss the various ar-
chitectural choices for optical interconnections, first
considering two-dimensional systems and then moving
on to three-dimensional free-space architectures.
Among the various alternatives, I single out regularly
connected multiple-device-plane architectures as a
promising alternative and discuss its benefits.
This paper and its sequel serve as a review of sev-
eral issues that have been discussed by my colleagues
and me as well as by other researchers in previous
publications, and it tries to unify them to construct an
argument as to what the best architectural choices
are. It is a point of convergence for several previous
studies and also serves as a point of departure for
recently completed or ongoing research. To make
the exposition as accessible as possible, I have tried to
simplify and streamline the discussion and to make it
as transparent as possible, especially when more ex-
tensive discussions pertaining to the particular re-
sults and issues in question may be found in the
references.
2. Interconnection Theory
A. Nature of Interconnection Theory
A set of concepts and methods of analysis need not
have a name to be useful. However, a name can give
cohesion and unity to these concepts and methods
and make them more tangible and visible. For this
reason it is useful to identify a set of mathematical
and empirical models, observations, mathematical
concepts and tools, and methods of analysis under the
title of “interconnection theory.” Interconnection
theory is a physical theory of computation based on
interconnect-dominated models.1,2 It is a physical
and architectural57 theory as opposed to a logical or
algorithmic theory in that it deals with the actual
physical and material construction of computing sys-
tems, with the flow of information through real space
as governed by geometrical and physical limitations,
and with the problems of heat removal and power
distribution. Indeed, interconnection theory may be
called physical computer science. This does not
mean that logical or algorithmic considerations are
ignored; quite the contrary: It is found that these
considerations are tightly coupled to physical consid-
erations, necessitating an interdisciplinary treat-
ment ~as is discussed further below!.
Interconnection theory is based on interconnect-
dominated models rather than on device-dominated
models on the basis of the understanding that com-
puting systems of ever-increasing numbers of compo-
nents are limited by the problems associated with
transferring information within the system rather
than with the intrinsic limitations of the devices
themselves.1 Interconnection theory does not treat
interconnections as mere parasitics that degrade the
expected performance of the devices; rather, it puts
them at the center of its models.
Digital computers are made by the interconnection
of nonlinear elements according to a certain graph.
Interconnections are physical channels with width,
length, energy consumption, delay, and bandwidth.
Interconnection theory deals with the resultingsystem-level parameters such as size, power con-
sumption, and speed and how these are affected by
architectural and technological choices.
B. Architectural and Algorithmic Issues are Coupled—but
Not Always
Before embarking on our main discussion, it is useful
to give some examples that not only constitute build-
ing blocks of our main discussion but also illustrate
the types of problems one can try to solve with inter-
connection theory.
There are several architectural and algorithmic de-
cisions that must be made when contemplating a
computing system. It is particularly difficult to ar-
rive at the correct decision when these considerations
are tightly coupled. In general we need a physical
theory of computation with which we can formulate
the various constraints and optimize jointly over the
various architectural and algorithmic choices so as to
optimize measures of performance and cost. VLSI
complexity theory58 combines these considerations to
a limited degree, and some applications to optical
systems can be found in previous studies.59–62 A
general discussion of what such a theory would look
like is given in Ref. 2, but the theory itself does not
really exist. Those dealing with the physical aspects
of devices, those dealing with transmission lines, in-
terconnections, and packaging, and those dealing
with the architectural and logical aspects of comput-
ing systems often limit their attention to their own
domains and remain necessarily naive about the con-
cerns of those dealing with other domains. As a re-
sult, the solutions they find are optimal in a narrow
sense, in that they may not be the optimum solutions
that would be obtained from a theory that jointly
considers all domains at once. No one can be found
at fault for failing to address an inherently difficult
problem, and indeed we are very far from the kind of
theory we are alluding to, which can take into ac-
count the various factors all at the same time.
However, for certain issues a number of general
assumptions may allow us to reach certain results
that may be claimed to be optimal in a wider sense,
although they are not obtained from a fully general
theory. This is possible when a certain aspect of the
problem can be isolated or separated such that con-
sideration of other parts would have no effect on the
result anyway. Let us consider two example prob-
lems for which some useful conclusions can be drawn.
C. Global Versus Local Interconnections
Our first example is the contention between global
and local architectures,3 which is summarized in
itemized form as follows:
• Global architectures ~example: a butterfly
graph!:
– Algorithms with a small number of steps.
– Long physical duration for each step.
• Local architectures ~example: a mesh graph!:
– Algorithms with a large number of steps.
– Short physical duration for each step.
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If we employ global architectures, the available
connections make it possible to employ an algorithm
that computes the answer in a small number of time
steps. However, the physical duration of a single
time step is long because of the length of the inter-
connections. On the other hand, we may employ a
locally connected architecture that will require a
large number of time steps but in which the duration
of the time steps will be short. To determine which
alternative will result in the smallest overall time of
computation, we must optimize jointly over all possi-
ble algorithms for both architectures. In fact, this is
a highly simplified picture since there is actually a
continuum of degrees of connectedness between the
extremes of complete locality and complete globality,
so the actual problem is even more difficult. How-
ever, by comparison of the limitations imposed by
heat removal with those imposed by interconnection
density, it is possible to make a general argument in
favor of global architectures without getting into a
discussion of algorithms.
Although the reader is referred to Ref. 3 for details,
we can summarize the essential point of the argument
as follows. The use of a globally connected architec-
ture is advantageous since it minimizes the number of
time steps, but it is disadvantageous because the long
interconnections needed may take up too much space,
forcing the elements constituting the system far apart
and resulting in a large system size and long signal
delays. However, it is possible to show that heat-
removal considerations imply a growth rate for the
system size that is proportional to N1y2, where N is the
number of elements in the system.63 The heat-
removal-imposed system size is almost always greater
than the size needed to accommodate the interconnec-
tions in even the most globally connected systems,
such as permutation networks. Since heat removal
requires large interelement separation anyway, there
is no additional penalty to pay for employing a global
interconnection architecture.
D. Regular Versus Irregular Interconnections
In our second example, the multifacet architecture18,64
that can provide an arbitrary pattern of connections
between two device planes is compared with a nearly
space-invariant interconnection architecture that can
provide only a regular pattern of connections ~see Figs.
1 and 2!. Again, the main features of the trade-off
involved may be summarized in itemized form:
• Device planes interconnected with the multi-
facet architecture:
– Arbitrary pattern of connections.
– Fewer steps or iterations.
– Large system size, connection length, and de-
lay.
• Device planes interconnected with a regular
~nearly space-invariant! architecture:
– Restricted pattern of connections.
– More steps or iterations.
– Small system size, connection length, and de-
lay.
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both parts of Fig. 1 house a number of processors that
are able to work together to solve a certain problem.
These two device planes might represent the whole of
a computer or only a section of it. Information might
go back and forth between the two planes in an iter-
ative fashion, or similar sections may be cascaded to
form a pipeline. In fact, maybe there is only a single
plane of devices instead of the two shown in Fig. 1,
and the connection pattern is onto itself ~as shown in
Fig. 2!. One of the device planes may consist of pro-
cessors and the other of memories, or there might be
some local memory in each processor. Such details
are not relevant for our purpose here.
The architecture with the regular connection pat-
tern may seem restrictive, but a system with such
connections can solve the same problems as the other
in an indirect manner through the action of shuffling
the information back and forth several times. De-
spite the fact that this system will require a greater
number of iterations or time steps to solve a given
problem, it will also exhibit a smaller system size and
Fig. 2. ~a! Schematic depiction of a multifacet architecture. ~b!
Schematic depiction of a single-facet space-invariant architecture.
Fig. 1. Regularly and irregularly interconnected systems.
Fig. 3. Tree of alternative optical interconnection architectures.shorter signal delay. Since the physical duration of
each time step or iteration will be smaller, this sys-
tem may perhaps exhibit a smaller overall time of
computation. To say which system will be faster in
general, it is necessary to carry out joint optimization
over architectural and algorithmic choices.
However, once again it is possible to offer a general
argument without embarking on such a joint optimi-
zation. We will return to this problem below and
argue that the regularly connected system is better.
The argument relies on the observation that, while
the regularly connected system may incur a factor of
log N slowdown in terms of the number of time steps
needed to solve typical problems, the size of such a
system and thus the propagation delays can be of the
order of N1y2, as opposed to N for the irregularly
connected system. Since N1y2 log N , N, the regu-
larly connected system results in a smaller overall
time of computation.
3. Architectural Choices for Optical Interconnections
After the somewhat extended introductory material,
we can now embark on our main argument. We
take a walk down the tree of alternative optical in-
terconnection architectures. The labels of the op-
tions we examine are itemized below and also
depicted in Fig. 3:
• Two-dimensional systems:
– Waveguides.
– Planar free space.
• Three-dimensional systems:
– Fibers or waveguides.
– Free space.
• Free space:
– Devices arrayed through volume.
– Devices arrayed on plane.
• Free space with devices arrayed on plane:– Locally connected.
– Globally connected.
• Globally connected free space with devices on
plane:
– Arbitrary connection pattern.
– Regular connection pattern.
We look first at two-dimensional systems and argue
that they are of limited utility. Turning our attention
to three-dimensional systems, it becomes evident that
free-space systems offer the best promise. By further
examining the alternatives, we decide that arraying
the optical, electronic, or optoelectronic devices on a
plane is preferable to arraying them throughout a vol-
ume. On comparing locally and globally connected
systems, we decide that globally connected systems are
preferable. We further argue that globally connected
systems based on regular connection patterns consti-
tute the best option. A system is considered superior
to another if it can finish the same task in a shorter
amount of time or finish a larger task in the same
amount of time ~cost may similarly be factored into the
equation!.
A. Two-Dimensional Systems
Three-dimensional systems are of course better than
two-dimensional systems in terms of performance,
but since they take up less space there is still a point
to comparing two-dimensional optically intercon-
nected systems with two-dimensional electronic sys-
tems.
Comparisons of the capabilities of two-dimensional
optical and electrical interconnections do not signifi-
cantly favor optics when we allow for active repeating
stages in the electrical lines. In electrical systems
repeaters can be used without significant penalty.
~With submicrometer systems, the area the repeaters
consume on the chip can be much less than that
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consumed by the wires.1,2! Optical interconnections
offer better performance only if effective interconnec-
tion widths can be brought down to the order of a few
micrometers ~which means of the order of an optical
wavelength!. Even then, they offer a noticeable ad-
vantage in very limited circumstances.47
To determine if it is indeed possible to bring the
effective interconnection widths down to the order of
a few micrometers for complex waveguide circuits, we
have developed a computer-aided analysis and design
tool that allows us to calculate the minimum
waveguide spacings in complex circuits of arbitrary
rectilinear topology, so as to maintain acceptable
cross-talk levels.65 We found that, as a result of the
necessity of avoiding interwaveguide coupling, com-
plex waveguide circuits force large effective widths.
The results of this study indicate that effective
widths cannot be brought down to a few micrometers
for large circuits, so we conclude that optical
waveguide circuits cannot compete with electrical in-
tegrated circuits. ~Optics becomes even more disad-
vantageous when we consider the additional
improvements possible by reducing the electrical re-
sistance at low temperatures and the possibility of a
greater number of interconnection layers in electrical
systems, which may not be possible with optical
waveguide circuits.!
The folded multifacet architecture,61 which is a
particular kind of optimized planar free-space archi-
tecture,66,67 was devised as a way to achieve near-
diffraction-limited effective widths by means of
avoiding the intrinsic problems of integrated optical
waveguide circuits. Although we have not done a
detailed analysis of higher-order effects in such a
system, it does seem that effective widths approach-
ing a few micrometers can be achieved. Neverthe-
less, as we commented above, even in this case the
use of two-dimensional optical circuits offers a notice-
able advantage in very limited circumstances. Thus
we may conclude that two-dimensional optically in-
terconnected systems will not find widespread use in
future high-performance computing systems.
B. Three-Dimensional Systems
We denote the number of elements ~switches, proces-
sors! in a computing system by N. We assume that
the graphs specifying the connections between these
elements are of bounded degree, that is, the number
of connections ~pinouts! emanating from each ele-
ment does not increase with N. We also assume
constant or approximately constant power dissipa-
tion per element and that the elements are of con-
stant size.
These assumptions are not restrictive but rather
are needed to ensure consistency. If we are to com-
pare systems of different sizes and discuss how cer-
tain quantities change as system size increases, we
must measure the system size in a unit that is con-
stant in processing power, size, number of connec-
tions ~pinouts!, and power dissipation. This unit is
what we refer to as an element. For clarity, we con-
centrate on one-to-one ~pairwise! connections. ~We
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architectures with one-to-manyymany-to-one inter-
connections may be more advantageous. For in-
stance, see Refs. 68 and 69.!
We now take a look at the factors that determine
the smallest size of a three-dimensional computing
system with N elements. Heat removal and inter-
connection density are the two major considerations
that give lower bounds on the system size. The need
to minimize size is important not only for its own sake
but also because of the need to minimize propagation
delays, which are becoming increasingly important.
The minimum system size imposed by heat-
removal requirements is }N1y2.63 The derivation is
elementary. In Ref. 63 it is shown that the maxi-
mum total power 3 that can be dissipated by a sys-
tem is proportional to the cross-sectional area of the
system, since there is a bound to the amount of power
that can be removed per unit cross-sectional area.
Since 3 } N when we assume constant power dissi-
pation per element, the linear dimension of the sys-
tem must grow by at least }31y2 } N1y2.
In some systems, the power dissipation per ele-
ment may actually increase with N because the con-
tribution of the interconnections to the total power
dissipation increases with system size. In that case,
the minimum system size will grow even stronger
than }N1y2. However, the lower bound N1y2 will be
sufficient for the purposes of our arguments. ~Lower
bounds to system size are also implied by power-
distribution requirements. These need not be dealt
with separately since they imply bounds similar to
those for heat removal.1
We now turn our attention to the bounds on system
size imposed by the space occupied by the elements
themselves. The minimum size we impose by array-
ing the elements throughout a volume is }N1y3, and
the minimum size we impose by arraying them on a
plane is }N1y2, as dictated by simple geometry. ~N
elements of given size cannot be packed in a box of a
size smaller than }N1y3 nor arrayed on a plane over an
area of size smaller than }N1y2.! Naturally, arraying
the elements on a plane implies a greater system size
than arraying them throughout a volume. However,
since heat removal nevertheless requires a system size
that is at least }N1y2, arraying the elements on a plane
does not result in a larger system size than arraying
them throughout a volume. A more careful discus-
sion of the relative importance of these factors that
also pays attention to the proportionality constants
may be found in Refs. 1 and 2.
In other words, when heat-removal considerations
are the dominating factor, the minimum system size
does not depend on the configuration of the elements.
A similar conclusion can be reached when intercon-
nection density considerations are the dominating
factor. It can be shown in this case that confining
the elements to a surface has little effect on system
size, provided that the communication paths are still
free to use three-dimensional space.1,2,70,71
We therefore conclude that arraying the elements
and devices on a plane is satisfactory. This is fortu-
nate, since arraying the elements throughout a vol-
ume would introduce considerable difficulties to
fabrication and packaging. Also, most practical op-
tical interconnection schemes provide connections be-
tween points lying on planar surfaces. Schemes for
interconnecting a three-dimensional array of ele-
ments would almost certainly be much more difficult
to realize. Such schemes have indeed been de-
vised,72 but they are more in the nature of an exis-
tence proof than a practical proposal. Since it is
much more convenient to work with planar arrays of
devices, it is useful to know that they are good
enough. ~An exception might arise with a system in
which the power dissipation is exceedingly small and
the connectivity requirements are low. In this case,
it is possible to do considerably better if the elements
are arrayed throughout the volume.72!
Throughout this work, we speak of device planes.
With this term we refer to planar electronic circuits
with optical input–output capability from their sur-
face. ~The term smart pixels73 is also used to de-
scribe such device planes, but we find that term to
have restrictive connotations and thus avoid using
it.! For instance, flip-chip bonding of self-electro-
optic-effect devices ~SEED’s! on silicon74,75 or other
smart-pixel technologies76–84 would allow the con-
struction of such device planes. A device plane may
actually consist of several active device layers sand-
wiched together so as to constitute an effective single
device plane. This would allow greater amounts of
silicon circuitry per area if needed.
We now turn our attention to bounds on the system
size imposed by interconnection density consider-
ations. Since interconnections take up space, the
minimum size of a system depends on the degree of
connectedness of the graph specifying the connec-
tions between its elements. We have already dis-
cussed the general trade-offs involved in the
contention between globally connected and locally
connected systems in Subsection 2.C. Actually,
there exists a continuum of degrees of connectedness
between complete locality and complete globality.
Some commonly used quantitative measures of con-
nectedness are reviewed in Ref. 85. However, con-
sideration of the extreme cases is sufficient for the
purposes of the present argument.
In a locally connected system the space occupied by
the interconnections can be neglected, and the mini-
mum size is that needed to accommodate the ele-
ments. Thus the minimum system size of a locally
connected system is }N1y3.
On the other hand, globally connected systems
have longer interconnections that take up more space
so that their elements must be spaced further apart,
resulting in larger system sizes. However, even the
most globally connected graphs ~such as the butterfly,
etc.! do not require system sizes exceeding }N1y2.1,2
To understand this, consider an imaginary surface
bisecting the system such that Ny2 elements fall on
both sides. Even if all connections were made be-
tween elements on opposite sides of this surface, the
number of connections that must pass through thisimaginary surface would be }N. Thus the size of
this surface must be }N1y2. ~Remember that we are
assuming the number of connections per element to
be bounded.!
Therefore, given the heat-removal-imposed mini-
mum system size of }N1y2, we conclude that the im-
plementation of a globally connected system does not
result in a greater system size than the implementa-
tion of a locally connected system. Since there is no
trade-off involved, a globally connected graph is pre-
ferred because of its greater versatility. ~Certain op-
erations do not demand much connectivity among the
elements of the system designed to perform them.
In such less-demanding cases, it might not make
much difference whether we use a locally or globally
connected system. We are considering the more in-
teresting set of operations or problems that do de-
mand global information flow for their solution. For
an introduction to the problem of calculating the
amount of information flow needed for the solution of
a given problem, we refer the reader to Ref. 58.!
Finally, combining our two arguments we conclude
that we prefer globally connected systems with de-
vices arrayed on a plane. ~Or on any constant num-
ber of planes, if that is more convenient. Let us
remember that we have shown that it is not disad-
vantageous to array the elements on a plane, presum-
ing that it is more convenient to do so. We can still
choose to array the elements on any number of planes
or even throughout a volume if that turns out to be
more convenient.! The bottom line is that the rather
stringent and uncircumventable requirement im-
posed by heat removal grants us considerable lati-
tude in arraying the elements and providing the
interconnections among them. Since heat removal
requires that we space the elements considerable dis-
tances apart, we might as well utilize this space to
array the devices conveniently and also to provide
global interconnections. This is a consequence of
the fact that, in three-dimensional systems, heat-
removal considerations tend to dominate intercon-
nection density considerations. This is in contrast
to two-dimensional systems in which interconnection
density considerations dominate and a similar gen-
eral argument in favor of globally connected systems
is not possible. In that case, the determination of
the optimal degree of connectedness cannot be de-
coupled from the information-flow requirements of
the specific problem or application, as in the three-
dimensional case, so that general statements cannot
be made and each case must be treated individually.
As a final comment, we note that the minimum
system size }N1y2 for globally connected systems is
the theoretical minimum, the best that can be
achieved. This minimum can indeed be achieved
with the proper choice of architecture.62 However,
suboptimal designs may in general result in larger
system sizes. Thus we must discuss what types of
architecture allow the minimum possible to be
achieved, since our argument in favor of globally con-
nected systems would fail if we could not achieve the
minimum }N1y2 system size.
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C. Free-Space Architectures for Globally Connected
Systems
1. Arbitrary Connection Patterns with Multistage
Architectures
Having argued in favor of globally connected systems
with the elements arrayed on a plane ~or on some
number of planes!, we now explore in more detail the
various alternative architectures for providing inter-
connections between these elements. We find it con-
venient to imagine two planes facing each other,
between which a prespecified pattern of connections
are to be implemented ~although it is easy enough to
fold the architectures we discuss so that both the
optical sources and detectors lie on the same plane!.
For simplicity and precision, we assume that an ar-
bitrary pattern of one-to-one connections ~a permu-
tation! between the N sources on the plane lying to
the left and the N detectors on the plane lying to the
right has been specified.
In principle, a system size of }N1y2 can be achieved
quite straightforwardly by use of three-dimensional
fibers or waveguides.1,2,61,70,71,86 However, this al-
ternative is not attractive because, even if it were
considered feasible from an engineering viewpoint,
the constant of proportionality would be too large.
The most common and conceptually simple class of
architectures that allow arbitrary patterns of connec-
tions to be implemented is the class of architectures
that we might term multifacet architectures @Fig.
2~a!#. They all rely on aperture division to realize
arbitrary space-variant connection patterns. It is
well known that the system size imposed by this class
of architectures is proportional to N, which is signif-
icantly larger than the theoretical minimum.9,61,86
On the other hand, it can be shown that Banyan-type
~Fig. 4! multistage architectures can be employed to
realize an arbitrary pattern of connections in the the-
oretically minimum size ;N1y2.62
To avoid confusion we must clarify the following
point: Multistage architectures are often used as
switching networks. Here, we are talking about a
hardwired multistage architecture that is used to
provide an arbitrary but fixed connection pattern.
~Instead of dynamic exchange–bypass switches, we
assume hardwired exchange–bypass components
that determine the connection pattern.!
As a further comment, let us clarify why we have
specified the Banyan among several other multistage
networks, such as that based on the perfect
shuffle.87–92 Use of a perfect-shuffle-based network
~Fig. 5! results in a system whose size is larger than
the theoretical minimum by a factor of log N, whereas
use of a Banyan-based network allows us to achieve
the theoretical minimum within a constant.62 In
most cases this might not be considered a significant
difference, and other considerations might result in
the choice of a perfect-shuffle-based or other network,
rather than a Banyan. We are sometimes not spe-
cific about which particular regular connection net-
work is used, remembering that the difference is a
logarithmic factor in the length of the system ~the
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and 5!.
An alternative approach to providing an arbitrary
pattern of connections is the optical transpose inter-
connection system discussed in Refs. 35 and 93. The
optical transpose interconnection system is a scalable
Fig. 5. Regular connection pattern of a one-dimensional perfect-
shuffle multistage architecture that can fit into a box of approxi-
mate size N 3 N log N. The two-dimensional version is more
difficult to draw but similar in nature. Its optical realization can
fit into a box of approximate size N1y2 3 N1y2 3 N1y2 log N.
Fig. 4. Regular connection pattern of a one-dimensional Banyan
~butterfly! multistage architecture. Top: conventional diagram.
Bottom: diagram with angles of all connections drawn equal,
which can fit into a box of approximate size N 3 N. The two-
dimensional Banyan is more difficult to draw but is similar in
nature. Its optical realization can fit into a box of approximate
size N1y2 3 N1y2 3 N1y2.62
optical system that provides global connectivity when
used with the appropriate electronics. The overall
system volume grows by }N3y2.
2. Introduction of Active Intermediate Planes
Let us consolidate our findings before we continue our
argument. So far we have argued in favor of a plane
of electronic circuits, perhaps smart pixels, intercon-
nected to another plane of electronic circuits accord-
ing to an arbitrary connection pattern provided by
the multistage network. Heat-removal consider-
ations, the volume occupied by the interconnections,
and the area occupied by the devices all imply a sys-
tem linear extent }N1y2. Of these three consider-
ations, heat removal is most likely to be the one to
imply the largest proportionality factor and thus to
determine the performance and size of the system.
We first consider a system whose length is N1y2 log
N ~for instance, on the basis of the two-dimensional
version of the perfect shuffle shown in Fig. 5!. From
now on it will be simpler to refer to the schematic
depiction shown in Fig. 6~a! rather than to the more
detailed connection pattern shown in Fig. 5 or its
equivalent for other multistage networks.
The intermediate planes may be passive in a small
system. In larger systems, signal attenuation
through the several stages might require regenera-
tion of the signals as they go through several of the
hardwired exchange–bypass modules. In any
event, the intermediate planes have little function
compared with the busy and bustling device planes,
where all the processing elements reside.
This unbalanced distribution of circuits and activity
is clearly suboptimal, as we can obtain additional flex-
ibility and function without incurring any penalty in
terms of system size by adding circuits to the interme-
Fig. 6. Replacement of passive intermediate planes with active
device planes ~dev!: ~a! Schematic diagram of a system in which
the end planes house all the active devices. ~b! Schematic dia-
gram of a system in which active devices are distributed over all
planes.diate planes, especially if these planes must contain
regeneration circuits regardless. In other words, if
active circuits are needed anyway in the intermediate
planes, we might as well make more efficient use of the
silicon there. Furthermore, for instance, to construct
a random-access parallel computer, we would be inter-
ested not merely in an arbitrary fixed connection pat-
tern but in one that is dynamically programmable ~a
reconfigurable permutation network!. In that case,
the log N-stage network we use would employ dynam-
ically programmable exchange–bypass elements in
the intermediate planes. In this case in which the
intermediate planes are expected to house active de-
vices anyway, the argument in favor of full utilization
of the intermediate planes becomes even stronger.
Why should we only sparsely utilize the intermediate
planes, while the end planes are strained to the limit?
It is clearly beneficial to make the computational
power uniform throughout all existing planes rather
than to concentrate it at the ends and underutilize the
intermediate planes. Thus we make the transition
from Fig. 6~a! to Fig. 6~b!.
The system thus obtained occupies the same
amount of space and is clearly equal to or greater in
power than the previous system, since if nothing else
it can simulate the passive interconnection network.
What we obtain as a result is a multiple-device-plane
computer with regular connections between its device
planes. Such a system is the same size as a system
with only two device planes connected according to a
fixed arbitrary pattern and is much more versatile.
It is possible to bring forth the objection that we
completely ignore the cost of furnishing the addi-
tional device planes. But the fact that we are adding
more devices and circuitry does not mean that we will
increase overall cost per performance. More funda-
mentally, we should emphasize that we are measur-
ing cost in terms of volume and area, not by the
number of devices or what is in the volume. This is
the measure of cost that we expect to be relevant in
future systems. To convince ourselves of this, we
might think of the days of discrete electronic circuits,
when component count and type were the major de-
terminants of cost, and compare this with integrated
circuits, for which essentially only the area counts;
wires and devices do not have different costs in this
uniform medium.
Introducing log N times as many circuits to the
system means that the total power dissipation will
also be increased by this factor if all devices are active
at the same time. However, any of the side faces of
the system of area N1y2 3 N1y2 log N is sufficient to
remove this power. Heat-removal issues are dis-
cussed in greater detail in Part II of this paper ~see
pp. 5697–5705, in this issue!.94
Our chain of arguments already shows that a sys-
tem consisting of log N regularly connected device
planes is better than a system based on a multifacet
architecture. Nevertheless, a direct comparison
would be instructive. It is almost always the case
that a system with only regular connections between
its planes—with modifications not affecting its essen-
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tial properties—can simulate a system with an arbi-
trary pattern of connections between its planes with
log N stages or iterations ~as elaborated in the next
paragraph!. Thus, since the size and delay for a
single stage or iteration is }N1y2, the total delay in-
volved is N1y2 log N. The same could be realized in
a single step on a system that could provide an arbi-
trary pattern of interconnections by employing a mul-
tifaceted interconnection architecture, but the total
delay involved would be }N, since the size and delays
of a multifacet system grow }N. Since N1y2 log
N , N, the regularly connected system is preferable.
Our argument relies essentially on the fact that we
can simulate a system whose elements are connected
by an arbitrary connection pattern with a system
connected by a regular connection pattern in log N
stages or iterations. The proof is relatively easy. It
is known that an arbitrary permutation network can
be realized in log N stages or iterations, relying on
only regular connections between the stages or iter-
ations. Thus, the least the regularly connected sys-
tem can do is to simulate the arbitrarily connected
system in log N stages or iterations. If the existing
circuits or processors are not already capable of such
functions, exchange–bypass switches may have to be
introduced to make a given regularly connected sys-
tem able to simulate a permutation network. How-
ever, the number of circuits per plane needed for
these switches is proportional to N, which can be
absorbed into the area occupied by the N elements or
processors.
We emphasize that the introduction of exchange–
bypass switches is only a fiction employed in our
proof. In practice, the circuits and algorithms would
be designed integrally for the regularly connected
system so as to be able to guide the information in the
necessary manner through the regular pattern of con-
nections; there would be no reason to first design the
circuits and algorithms for an arbitrarily connected
system and then simulate the arbitrarily connected
system on a regularly connected system.
3. Multistage Cascaded Versus Single-Stage
Iterative Systems
One of the intrinsic capabilities of multistage systems
is the potential for pipelining. New sets of data may
be introduced at the left ~input! end of the system
before the first data set arrives at the right ~output!
end. ~Of course, the whole section shown in Fig. 6~b!
may be folded onto itself in an iterative or cyclical
fashion or cascaded with similar sections to form a
larger pipeline. That is, the object of our argument
may be only a building block of some larger system.
This would not alter the essence of our argument.!
We now discuss the possibility of collapsing a given
multistage system into a system consisting of only
one or two stages by assuming that the system is not
pipelined. That is, we consider the case in which
only one set of data is in transit through the several
stages at any given moment. ~If the consecutive
data sets in a pipelined M-stage system do not inter-
act with each other and travel independently through
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same time by employment of M identical nonpipe-
lined systems working in parallel.!
First, let us consider the case in which the circuits
and devices in all planes are identical, apart from
certain dynamic parameters that can be set in real
time. It is then evident that the multistage system
can be collapsed into either a two-stage system shuf-
fling the data between its two stages or a single-stage
system iterating the data on itself. A simple exam-
ple is a dynamic log N-stage permutation network.
In the event that the circuits and devices on each
stage are not identical, it is still possible to merge
them into one or two stages; however this time it is
possible that a moderate price would be paid in terms
of the total time of computation. Although there are
NM elements or devices in an M-stage system with N
elements per stage, at most N elements are active at
any given time, so that the total power dissipation is
at most }N. Furthermore, the same N optical inter-
connections can be used for each iteration. Thus
both heat-removal and optical interconnection den-
sity considerations still imply a system of size }N1y2,
so that the multistage system can be collapsed with-
out a loss of performance.
In most cases the area occupied by the circuits and
devices would not imply a system size larger than
that dictated by heat removal or optical interconnec-
tion density since submicrometer-scaled multilayer
circuits do not take up much space. However, if the
number of stages M is an increasing function of N, the
area occupied by the circuits could ultimately become
the determinant of system size. Since the circuits in
each stage are not identical, we now have to accom-
modate NM elements or devices in a single plane,
implying a system size }~NM!1y2. Thus M iterations
will take a time of the order of N1y2M3y2, which is
longer than the time N1y2M that we had for the mul-
tistage system. If M 5 log N, the slowdown is by a
factor of ~log N!1y2 and may not be considered a very
large price to pay if this system is otherwise conve-
nient. Furthermore, if the system is designed as an
iterative system in the first place, the actual system
size might be much less then }~NM!1y2 because of
potential resource sharing made possible by the prox-
imity of circuits that otherwise would have been sit-
uated on different planes.
4. Banyan and Active Intermediate Planes
We have based our argument for introducing active
intermediate planes on the schemes shown in Figs. 5
or 6. We said, however, that the Banyan allowed us
to achieve an arbitrary pattern of connections in a
system smaller than the one shown in these figures
by a factor of log N ~Fig. 4!. Thus we must recon-
sider the same line of argument for a Banyan-based
multistage system that can be fitted into a box of size
;N1y2 3 N1y2 3 N1y2.
Although we omit the details, it is possible to argue
that either introducing active devices to the interme-
diate planes or attempting to collapse the system into
a single stage, or—as is discussed in the sequel to this
paper94—attempting to lay out all the intermediate
stages side by side on a single plane results in a loss of
the intrinsic log N advantage of Banyan-based net-
works in comparison with perfect-shuffle-based net-
works.
Ultimately, the Banyan-based multistage system al-
lows us to realize an arbitrary ~although fixed! inter-
connection pattern in a box of size ;N1y2 3 N1y2 3
N1y2. Nearly the same size box is needed to imple-
ment each of the regular ~e.g., perfect-shuffle! connec-
tion patterns appearing in the multistage networks of
Figs. 5 or 6. Thus, we can automatically improve on
the system depicted in Fig. 6~b! by replacing the reg-
ular connection patterns between the device planes
with arbitrary fixed connection patterns implemented
as Banyans. This would increase the system size by
only a factor of the order of unity.62 However, it is not
clear to what extent this added flexibility would trans-
late into an improvement at the user level. Perhaps
the same tasks could be realized equally efficiently if
the circuits and algorithms were designed appropri-
ately in the first place. ~In Section 4 we also argue
that platforms based on fixed regular connection pat-
terns not requiring customization might be more ben-
eficial for the development and takeoff of
optoelectronic systems technology.!
In addition to the fact that the benefits may be
limited ~although we do not know!, the use of fixed
Banyan networks has a number of drawbacks that
could discourage us from preferring them to regular
connections. First of all, most probably the signal
will have to cross log N passive surfaces, which will
result in an increase in attenuation with increasing
system size for larger systems. We do not think this
will be a major problem. However, it is quite possi-
ble that the construction of the Banyan might pose
far greater complications and constraints in compar-
ison to a regular pattern of connections. In partic-
ular, there might be some difficulties encountered
when implementing the hardwired exchange–bypass
switches without inflating system size.
From now on we assume the use of regular connec-
tion patterns between the device planes. But we do
not exclude the possibility of replacing them with
fixed Banyan units whenever the advantages of doing
so outweigh the disadvantages.
5. Summary
In essence, we have argued that a certain degree of
physical interconnectivity is optimal. Global inter-
connections are better, but regular ones are suffi-
cient. This degree of interconnectivity is precisely
that provided by regular interconnection patterns
such as the perfect shuffle or the most significant
stage of the Banyan. Anything less connected ~more
locally connected! does not save space since heat-
removal considerations force things apart anyway.
On the other hand, architectures providing an arbi-
trary pattern of connections directly are not benefi-
cial since they require more space than that implied
by heat-removal considerations without offering any
compensating advantage. ~To argue this last point,we first showed that architectures providing an arbi-
trary pattern can be simulated by a hardwired mul-
tistage network and then noted that, if we have a
multistage system, there is no point in underutilizing
the intermediate stages while crowding the compu-
tational elements at the end planes. Clearly, it is
better to put some processing power in the interme-
diate stages as well. Thus, we ended up with a mul-
tistage system with regular interconnections
between its stages and processing power distributed
uniformly throughout all stages.!
In conclusion, we have decided that the best foun-
dation architecture on which to build is that consist-
ing of regularly interconnected device planes.
Instead of trying to provide arbitrary patterns of con-
nections with the hardware, we should provide global
regular connections—an approach that balances al-
most every physical requirement harmoniously—and
then we should design the circuits and algorithms so
that the information flows as it should. The lack of
arbitrary connections is not a loss, since in such sys-
tems the information can be propagated to where it
should be after at most ;log N stages. This number
of stages is needed anyway for realizing arbitrary
permutations with a multistage network ~which
takes up less space and results in less signal delay
than does a single-stage multifacet arbitrary permu-
tation architecture!.
4. Discussion and Conclusion
When contemplating the design of some system, it is
common to choose an ad hoc starting point. Instead,
we have carefully and systematically examined the
tree of possibilities for optoelectronic computing sys-
tems, and, by offering arguments that allow us to
prune suboptimal branches of this tree, we have ar-
rived at what seems the best approach. The option
we advocate balances the various physical constraints
while exploiting the strength of optics as much as pos-
sible. It is flexible enough to form the basis of several
generic platforms,94 which should stimulate further
development. Some of these platforms had already
been studied, but mostly on an ad hoc basis.
It was quite clear that the architecture we advocate
balanced the major physical requirements nicely.
The problem was to determine how much was lost
when we restricted ourselves to regular connections.
We have argued that we do not lose much. For in-
stance, we argued that any parallel computer algo-
rithm that runs on a reconfigurable permutation
network can be distributed through multiple regu-
larly connected stages and that it will be better than
realizing the permutation network directly.
In advocating regularly interconnected device
planes as a foundation architecture, what we are say-
ing essentially is that, instead of trying to provide an
arbitrary pattern of connections in hardware, it makes
more sense to provide the opportunity for a global flow
of information in a physically efficient way and to let
the information be guided where it needs to by the
algorithm, if necessary in several steps or iterations.
Such a system would be most successful if one were
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to contemplate its higher-level organization and al-
gorithms from the outset, such that it would rely on
only a regular pattern of interconnections. Without
the benefit of such integral design, simple-minded
emulation of algorithms designed to work on archi-
tectures that are able to provide arbitrary patterns of
connections may be inefficient. Several application
platforms based on regularly interconnected device
planes are discussed in the sequel to this paper.94
It is worth highlighting that customization of such
a system involves customization of the electronic cir-
cuits in the device planes and whatever software is
involved. Unlike the multifacet or fixed multistage
architectures whose optical components must be cus-
tomized, the optical interconnection pattern for this
architecture, and thus the optical components, are
always the same no matter what purpose the system
is designed for. Delegating the customization to the
well-established VLSI and software technologies
should be beneficial from the optical design and man-
ufacturing viewpoint and should enable the production
of robust and well-optimized optical interconnection
modules. The fact that VLSI and computer systems
designers do not have to worry about the optics in-
volved should greatly increase the interest in this
technology and contribute to its rapid takeoff. This
should also considerably simplify computer-aided de-
sign tools for optoelectronic systems, such as those
described in Refs. 95 and 96.
One final advantage of regularly interconnected
device planes is that architectures belonging to this
class have already been studied extensively for use in
switching systems97 as well as for other applica-
tions.98 Not only is knowledge of the mathematical
aspects well developed,97 but also optical implemen-
tations in the form of switching networks have been
demonstrated.99,100 What we have argued is that
such systems are reasonably close to the best possible
as defined by physical limitations.
Needless to say, it would be pretentious to claim
that the arguments presented in this paper are de-
finitive. And in any event, there are always situa-
tions and instances when alternative approaches are
feasible or preferable; our arguments aim to capture
the mainstream trend. However, with reference to
the observation we made at the end of Subsection 1.B,
we believe we have maintained a level of rigor com-
mensurate with the complexity of the problem. In-
deed, predicting the future of optoelectronic
computing should be likened to problems such as
predicting the future of some aspect of the world econ-
omy or the like. Although experience shows us that
little success is achieved with such endeavors, they
are nevertheless not considered futile exercises be-
cause of the useful thinking they stimulate, and we
hope the same can be concluded for this work.
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